

TENTATIVE

NJG1600KB2

Mar.22,2002 Ver.2 Under Development

SPDT SWITCH GaAs MMIC

+2.7V typ.

0.3dB typ. @f=1.0GHz 0.35dB typ. @f=2.0GHz 0.4dB typ. @f=2.5GHz 25dB typ. @f=1.0GHz

18dB typ. @f=2.0GHz 17dB typ. @f=2.5GHz

■ GENERAL DESCRIPTION

NJG1600KB2 is a GaAs SPDT switch IC that features small-sized package and low insertion loss , and ideally suited for T/R switch of digital cordless telephone or other digital wireless systems.

This switch is operated in the wide frequency range from 100MHz to 2.5GHz at low operating voltage from +2.5V. The ultra small & ultra thin FLP6-B2 package is adopted.

PACKAGE OUTLINE



NJG1600KB2

■ FEATURES

- ●Low control voltage
- •Low insertion loss


•High isolation

- ●Pin at 1dB
- compression point
- Low control current

Oltra small & ultra thin package

27dBm typ. @f=2.5GHz 15uA typ. FLP6-B2 (Package size: 2.1x2.0x0.75mm)

■ PIN CONFIGURATION



■ TRUTH TABLE

V _{CTL1}	H	L
V _{CTL2}	L	Н
PC - P1	OFF	ON
PC - P2	ON	OFF

■ ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	CONDITIONS	CONDITIONS	UNITS
RF Input Power	P _{IN}	V_{DD} =2.7V, V_{CTL} =0V/2.7V	27	dBm
Supply Voltage	V_{DD}	VDD terminal	7.5	V
Control Voltage	V _{CTL}	VCTL terminal	7.5	V
Operating Temp.	T _{opr}		-40~+85	°C
Storage Temp.	T _{stg}		-55~+150	°C

■ ELECTRICAL CHARACTERISTICS

	(Ge	eneral conditions: V _{CTL (L)} =0V	, V _{CTL (H)} =2	2.7V, Z _S =Z	_l =50Ω, T _a	=25°C)
PARAMETERS	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Current	I _{DD}	f=2.5GHz, P _{IN} =22dBm	-	120	-	uA
Control Voltage (LOW)	V _{CTL (L)}		0	-	0.8	V
Control Voltage (HIGH)	V _{CTL (H)}		2.0	2.7	V_{DD}	V
Control Current	I _{CTL}	f=2.5GHz, P _{IN} =22dBm	-	15	30	uA
Insertion Loss 1	LOSS1	f=1.0GHz, P _{IN} =22dBm	-	0.3	0.4	dB
Insertion Loss 2	LOSS2	f=2.0GHz, P _{IN} =22dBm	-	0.35	0.45	dB
Insertion Loss 3	LOSS3	f=2.5GHz, P _{IN} =22dBm	-	0.4	0.5	
Isolation 1	ISL1	f=1.0GHz, P _{IN} =22dBm	22	25	-	dB
Isolation 2	ISL2	f=2.0GHz, P _{IN} =22dBm	15	18	-	dB
Isolation 3	ISL2	f=2.5GHz, P _{IN} =22dBm	14	17	-	
Pin at 1dB Compression Point	P _{-1dB}	f=2.5GHz	24	27	-	dBm
VSWR	VSWR	f=0.1~2.5GHz, ON state	-	1.4	1.6	
Switching time	T _{SW}	f=0.1~2.5GHz	-	100	-	ns

TENTATIVE


NJG1600KB2

■ TERMINAL INFORMATION

No.	SYMBOL	DESCRIPTION
1	P1	RF port. This port is connected with PC port by controlling 4^{th} pin (V _{CTL(H)}) to 2.5~6.5V and 6^{th} pin(V _{CTL(L)}) to -0.2~+0.2V. An external capacitor is required to block the DC bias voltage of internal circuit. (50~100MHz:0.01uF, 0.1~0.5GHz: 1000pF, 0.5~2.5GHz: 56pF)
2	GND	Ground terminal. Please connect this terminal with ground plane as close as possible for excellent RF performance.
3	P2	RF port. This port is connected with PC port by controlling 6^{th} pin (V _{CTL (H)}) to 2.5~6.5V and 4^{th} pin(V _{CTL(L)}) to -0.2~+0.2V. An external capacitor is required to block the DC bias voltage of internal circuit. (50~100MHz:0.01uF, 0.1~0.5GHz: 1000pF, 0.5~2.5GHz: 56pF)
4	VCTL2	Control port 2. The voltage of this port controls PC to P1 state. The 'ON' and 'OFF' state is toggled by controlling voltage of this terminal such as high-state (2.5~6.5V) or low-state (-0.2~+0.2V). The voltage of 6 th pin have to be set to opposite state. The bypass capacitor has to be chosen to reduce switching time delay from 10pF~1000pF range.
5	PC	Common RF port. In order to block the DC bias voltage of internal circuit, an external capacitor is required. (50~100MHz:0.01uF, 0.1~0.5GHz: 1000pF, 0.5~2.5GHz: 56pF)
6	VCTL1	Control port 1. The voltage of this port controls PC to P2 state. The 'ON' and 'OFF' state is toggled by controlling voltage of this terminal such as high-state (2.5~6.5V) or low-state (-0.2~+0.2V). The voltage of 4 th pin have to be set to opposite state. The bypass capacitor has to be chosen to reduce switching time delay from 10pF~1000pF range.

NJG1600KB2


■APPLICATION CIRCUIT



Parts List

Parts ID	Constant	Notes
C1~C3	56pF	GRM36 MURATA
C4, C5	10pF	GRM36 MURATA
R1	560KΩ	1608 Size

■RECOMMENDED PCB DESIGN




PCB SIZE=19.4x14.0mm PCB: FR-4, t=0.2mm CAPACITOR: size 1005 STRIPLINE WIDTH=0.4mm

PRECAUTIONS

- [1] The DC blocking capacitors have to be placed at RF terminal of P1, P2 and PC.
- [2] To reduce stlipline influence on RF characteristics, please locate bypass capacitors (C4, C5) close to each terminals.
- [3] To avoid degradation of isolation or high power characteristics, please layout ground pattern right under this IC.

■PACKAGE OUTLINE (FLP6-B2)



Cautions on using this product

This product contains Gallium-Arsenide (GaAs) which is a harmful material.

- Do NOT eat or put into mouth.
- Do NOT dispose in fire or break up this product.
- Do NOT chemically make gas or powder with this product.
- To waste this product, please obey the relating law of your country.

This product may be damaged with electric static discharge (ESD) or spike voltage. Please handle with care to avoid these damages.

[CAUTION]

The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.